All fundamental courses for verification and design will be listed under this group. Aiming to provide basic understanding to new comers.

Capstone project

ASIC/ FPGA - Design and Verification

Verilog Testbench and UVM

Basic Deisgn and Testbench using Verilog

[01] Course description